# **Audio Module AN831**

# **User Manual**





# **Table of Contents**

Part 1: Preparation before Experiment	.3
Part 2: Recording and playback routine experiment	4
Part 2.1: Audio Module AN831 hardware introduction	5
Part 2.2: WM8731 Configuration and Timing	6
Part 2.3: Programming	8
Part 2.4: Download and Test1	3
Part 3: SD card music player routine1	3
Part 3.1: Music Documents1	3
Part 3.2: Programming1	5
Part 3.3: Download and test1	9

# Part 1: Preparation before Experiment

This instruction manual introduce how to implement voice and playback experiment, and SD card music play on the ALINX serial development Kit, Before the experiment, the user needs to prepare the following development boards and accessories.

1. ALINX serial development Kit: Figure1-1: AX415 FPGA development board or Figure1-2:AX301 FPGA development board.



Figure 1-1: AX415 FPGA board



Figure 1-2: AX301 FPGA board

2. Audio Module: Figure1-3: AN831 Audio Module



Figure 1-3: AN831 Audio Module

3. SD Card: SD HC card (The program provided not support the F SD card

with Old Version 1.0 standard)

ALINX



Figure 1-4: SD HC card

4. The Headphones with microphone

## Part 2: Recording and playback routine experiment

The audio module AN831 is connected to the 40-pin expansion IOs on the ALINX Series FPGA development Kits to implement audio data communication. Figure 2-1 detailed the connection between the audio module and AX301 FPGA development kit.



Figure 2-1: The Audio Module AN831 Connected to AX301 FPGA Board

There are three audio connectors on the audio module AN831, the pink interface is the microphone input; the green interface is the headphone output; the blue interface is the audio input, which is used to connect the audio output port such as DVD. This experiment will realize the data communication between the audio module and the FPGA. The voice data input by the microphone is stored in the SDRAM memory on the development board through the audio module, then send the audio data to the audio module, and play the voice from the earphone interface, thereby realizing the function of recording and playing.

# Part 2.1: Audio Module AN831 hardware introduction

Then AN831 Audio Module, use the chip WM8731 of WOLFSON, realize the A/D and D/A conversion of Sound signal. Figure 2-2 detailed the hardware design of the Audio Module AN831:



Figure 2-2: The Schematic of Audio Module AN831

The table 2-1 detailed the AN9134 module 40-pin configuration



J3 PIN	PIN Name	J3 PIN	PIN Name
1	Ground	2	5V POWER
3	VM_I2C_SCLK	4	VM_I2C_SDAT
5	VM_DACDAT	6	VM_BCLK
7	VM_ADCDAT	8	VM_DACLRC
9	VM_ADCLRC	10	NC
11	NC	12	NC
13	NC	14	NC
15	NC	16	NC
17	NC	18	NC
19	NC	20	NC
21	NC	22	NC
23	NC	24	NC
25	NC	26	NC
27	NC	28	NC
29	NC	30	NC
31	NC	32	NC
33	NC	34	NC
35	NC	36	NC
37	Ground	38	Ground
39	3.3V Power	40	3.3V Power

Table 2-1: AN831 Module 40-pin Configuration

# Part 2.2: WM8731 Configuration and Timing

Here briefly introduce the audio encoding/decoding chip WM8731 used in the audio module AN831, which mainly perform A/D and D/A conversion

function of the sound signal during recording and playing. The WM8731, stereo 24-bit multi-bit sigma delta ADCs and DACs are used with oversampling digital interpolation and decimation filters. Digital audio input word lengths from 16-32 bits and sampling rates from 8 kHz to 96 kHz are supported. There are 11 registers with 16 bits per register (7 bit address+9 bits of data). The initialization of the chip, the working state, and function during operation are realized by configuring the 11 internal registers in the I2C bus mode. In this designation of audio module AN831, the WM8731 works in the main mode, the sampling frequency is set to 48KHZ, and the converted data bit length is 16 bits. The audio interface of the WM8731 can be programmed to I2S mode or DSP/PCM in mode.



Figure 2-3: Block Diagram of WM8731 chip

In this experiment, the control and data communication of FPAG and WM8731 will use I2C and I2S bus interface. The FPGA configures the registers of the WM8731 through the I2C interface, and communicates audio data through the I2S bus interface. About the I2C interface, we brief introduce before. Here we mainly introduced the audio communication interface I2S.



## Audio interface I2S

There are 5 digital audio interfaces on chip WM8731: BCLK(Digital Audio Bit Clock), DACDAT(DAC Digital Audio Data Input), DACLRC(DAC Sample Rate Left/Right Clock), ADCDAT(ADC Digital Audio Data Onput), ADCLRC(ADC Sample Rate Left/Right Clock).

In this design, the FPGA is a slave device and the WM8731 is a master device. ADCDAT、DACDAT、ADCLRC, and DACLRC are synchronized with bit clock BCLK, data transfer on the falling edge of each BCLK. BCLK, DACDAT, DACLRC, ADCLRC are the input signal of WM8731. ADCDAT is the output signal of WM8731. Figure2-4 detailed the right justified mode of I2S Communication between FPGA and WM8731 chip on audio module AN831.



Figure 2-4: Right Justified Mode of I2S Communication

# Part 2.3: Programming

The experiment detects whether the button KEY1 is pressed. If KEY1 is pressed, the recording starts; if KEY1 is released, the recording ends and the broadcast starting. Just like the WeChat used on our mobile phone, press and hold to start talking and release to end the recording. This program includes four parts: SDRAM read and write control, audio control and communication, button detection and clock reset delay module. Figure 2-5 is the project navigator of

AX301 FPGA Development board.

File Edit View Project Assignments Processing Tools Window Help 💎	
🗋 😅 🔛 🎒 🎒 👗 🖻 💼 🗠 🖂 🛛 audio_test 🔹	X 2 2 8 8 0 D
roject Navigator 🗗 🗙	•
Entity	🗃 🗛 🕼 🔂 🗊 💷 🖌
Cyclone IV E: EP4CE6F17C8          ♪ ● audio_test an         ● ● signaltap:auto_signaltap_0         ● ● mywav:mywav_inst         ● ● ● sdram_2fifo_top:u_sdram_2fifo_top         ● ● ● system_ctrl:u_system_ctrl    SDRAM控制程序 时钟和复位程序	28       output [1:0         29       output [1:0         30       output [1:2         31       inout [15:0]         32       );         34       );         35       );         36       wire [15:0] wa         38       wire wav_rden;         39       wire sdr_wadd         40       wire sdr_radd         43       wire record_er         45       wire play_en;
Hierarchy E Files d <sup>4</sup> Design Units	46 47

Figure 2-5: The Project Navigator

#### 1). Sdram Read and Write Control Program

SDRAM read and write control program include two subroutines : one is SDRAM read and write control document (sdram\_top .v) and another is FIFO control document (dcfifo\_ctrl.v)

#### SDRAM read and write control document description:

SDRAM read and write control document (sdram\_top .v) and 3 sub modules (sdram\_ctrl.v, sdram\_cmd.v, sdram\_wr\_data.v) initialized the sdram, parsed the read and write command of the user interface, burst read and write of sdram, Self-refresh and pre-charge operation control.

The sdram\_ctrl module implements SDRAM initialization, 60ms self-refresh,

user read and write request command parsing, and uses status machines and counters to generate status bits for different SDRAM operations.

The sdram\_cmd module generates various SDRAM control or burst read and write commands based on the state machine init\_state and work\_state generated in the sdram\_ctrl module.

The sdram\_wr\_data module is an SDRAM read/write bidirectional data control module. When writing SDRAM, the data is transferred to the SDRAM data bus. When the SDRAM is read, the data on the SDRAM bus is transmitted to the user interface.

#### FIFO control document description:

The **Dcfifo\_ctrl.v** module is used to control read FIFO, write FIFO, and generate the read and write commands and read and write addresses of the SDRAM. In this experiment, the data written to the SDRAM is first stored in the write FIFO, and the data read from the SDRAM is first stored in the read FIFO.



Figure 2-6: SDRAM read and write status control module

Generate Sdram write command when the data in the write FIFO is greater than the SDRAM burst length (256).



Generate Sdram read command when the data in the read FIFO is less than the SDRAM burst length (256).

= == 1'b1)

#### 2). Audio Communication Control Program

The audio communication control program consists of a main program (mywav.v) and four subroutines. The four subprograms are the audio receiver (sinwave\_store.v), the audio player (sinwave\_gen.v), the WM8731 register configuration program (reg\_config.v) and the reset delay program (reset\_delay.v). In addition, the register configuration program (reg\_config.v) also calls the communication program i2c\_com.v of iic.

#### Audio Receiver Program sinwave\_store.v Description

The program samples the data input by the audio adcdat by judging the rising edge of the bclk input clock. Serial data is converted to 16-bit parallel data and an SDRAM write request signal is generated.

#### Audio Player Program sinwave\_gen.v Description

The program shifts output of 64-bit audio data to the dacdat pin by judging the falling edge of the bclk input clock. Since the audio data of 1fs is 64 bits, the program needs to generate four signals for reading SDRAM. WM8731 Register Initialization Program reg\_config.v Description

After the program is powered on, the initialization of the register of the WM8731 chip will be performed through the I2C bus. For the detailed register description of the WM8731 chip, please refer to the datasheet of the chip.

#### IIC Communication Program i2c\_com.v Description

The IIC communication program outputs the external data to the external IIC bus in time series, thereby realizing the IIC data writing function.

#### Reset Delay Module **reset\_delay.v** description

This is a method of resetting after software power-on. The purpose is to wait for a period of time after power-on and then configure the register of WM8731.

#### 3). Button Detection program

The program will detect if the button KEY1 is pressed or i released. If the KEY1 button is pressed, the recording enable signal is high and the SDRAM write address is cleared to 0. If the KEY1 button is detected to be released, the play enable signal is high and the SDRAM read address is cleared.

#### 4). System Control Module

The system\_ctrl.v program calls the PLL to generate a 100Mhz SDRAM clock. In addition, the system\_delay module is called to generate a system-level reset signal



## Part 2.4: Download and Test

Connect headphones and audio modules. Be careful not to insert the wrong interface of the earphone. The pink plug of the earphone is inserted into the pink interface of the audio module, and the green plug of the earphone is inserted into the green interface of the audio module.

Compile the project to generate the audio\_test.sof file and download the bit file to the FPGA. At this time, we press KEY1 on the development board and say a word to the microphone. After releasing KEY1, we can hear what you said in the earphone.

# Part 3: SD card music player routine

## Part 3.1: Music Documents

Before this experiment, we need to store several wav format music files in the SD card. Note that the .wav music file format needs to be 16 bits and the sampling frequency is 48 kHz, which is related to the register setting of WM8731. Right click on the .wav file and select Properties to view it.

规	摘要	
属性	ŧ	值
音	頻	
Dí	立速	1536kbps
	音频采祥大小	16 位
DØ	频道	2 (立体声)
	音频采样级别	48 kHz
Da	音频格式	PCM

Figure 3-1: The Properties of .wave file



For music files, users can download music in wav format from the Internet, and then convert it into 16-bit, wav files with a sampling frequency of 48 Khz format, or directly use the wav music files we provide for experiments. Prepared two songs for the experimental labs we provided.



Figure 3-2: Two Songs Prepared for the Experiment

Firstly, use the computer to format the SD card then copy the two songs to the root directory of the SD card, Figure 3-3 detailed the two songs filed in the root directory of the SD card as follows:



Figure 3-3: Two songs filed in the root directory of the SD card



Then check the Sec address of the two songs on the SD card using the winhex tool, which is the starting Sec address when we write the SD card program below:

ace Data	Removable medium 3 Re	emovable mediu	m, P1	-						
	1									O min. ago
Te 7011	Name 🔺		Ext. 🛋		Size Created	Ma	odified	Accessed	Attr.	1st sector
	(Root directory)				32.0 KB					8, 192
	L海滩.wav		wav		35.6 MB 2015/04/15 16	:23:40 20	013/06/13 21:43:52	2015/04/15	A	112, 704
	→ 大海. wav		wav		51.0 MB 2015/04/15 16	:23:28 20	013/06/13 20:08:58	2015/04/15	A	8, 256
	Offset O	1 2 3	4 5	67	8 9 10 11 12	13 14 :	15 🗸 💁			
	0ffset 0 0 EB 5 16 02 0 32 00 4	1 2 3 58 90 4D 5 50 00 00 0 40 74 00 8	4 5 53 44 4 00 F8 0 A2 03 0	6 7 IF 53 10 00	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         02         02	13 14 : 40 BC : 20 00 0 00 00 0	15 / 🞑 18 ëX MSDOS5.0 00 ø ? ÿ 00 @t ¢	@14		
	0ffset 0 0 EB 5 16 02 0 32 00 4 48 01 0	1 2 3 58 90 4D 5 00 00 00 ( 40 74 00 4 00 06 00 (	4 5 53 44 4 00 F8 ( 12 03 ( 10 00 (	6 7 IF 53 10 00 10 00	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         02         00           00         00         00         00         00           00         00         00         00         00	13 14 : 40 BC : 20 00 0 00 00 0	15 / 🔍 18 ëX MSDOS5.0 00 ø ? ÿ 00 @t ¢ 00	@14		
	0ffset 0 0 EB 5 16 02 0 32 00 4 48 01 0 64 80 0 90 20 2	1 2 3 58 90 4D 5 50 00 00 ( 40 74 00 2 50 06 00 ( 50 29 BD 9	4 5 53 44 4 00 F8 0 42 03 0 00 00 0 9E 64 0	6 7 IF 53 IO 00 IO 00 IO 00 IO 00 IS 4E	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         00         02           00         00         00         00         04           4F         20         4E         41         4D           20         20         20         20         20         20	13 14 2 40 BC 2 20 00 0 00 00 0 45 20 2	15 / 21 18 ëX MSDOS5.0 00 Ø ? ÿ 00 @t ¢ 00 20 I )%IdÈNO NAM	@14		
	0ffset 0 0 EB 5 16 02 0 32 00 4 48 01 0 64 80 0 80 20 2 96 78 6	1 2 3 58 90 4D 5 50 00 00 0 40 74 00 4 50 06 00 0 50 29 BD 5 20 46 41 5	4 5 53 44 4 00 F8 0 42 03 0 00 00 0 9E 64 0 54 33 3	6 7 F 53 00 00 00 00 00 00 28 4E 32 20	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         00         02           00         00         00         00         00         02           00         00         00         00         00         00         02           00         00         00         00         00         00         00         04         02         33         C9         8E         94         40         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20         20	13 14 2 40 BC 2 20 00 0 00 00 0 45 20 2 D1 BC B	15 / 20 18 ëX MSDOS5.0 00 @ ? ÿ 00 @t ¢ 00 20 I )%IdÈNO NAM F4 FAT32 3ÉI 41 (JÉNÉ UNI VI	@14		
	0ffset 0 0 EB 5 16 02 0 48 01 0 64 80 0 80 20 2 96 78 8 11 2 B8 2 96 78 8	1 2 3 58 90 4D 5 50 00 00 0 40 74 00 4 50 29 BD 9 20 46 41 5 38 C1 8E I	4 5 53 44 4 00 F8 0 00 00 0 00 00 0 00 00 0 00 00 0 00 00	6 7 IF 53 00 00 00 00 00 00 28 4E 32 20 00 7C 0 81	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         02         00           00         00         00         00         02           00         00         00         00         00           4F         20         4E         41         41           20         20         33         C9         8E           88         4E         02         8A         56           FP         55         AF         75         08	13 14 : 40 BC : 20 00 0 00 00 0 45 20 2 D1 BC E 40 B4 4	15 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	@4 E Ñ146 @´A Să		
	Offset 0 0 EB 5 16 02 0 48 01 0 64 80 0 80 20 2 96 7B 8 112 BB 8 128 74 0	1 2 3 58 90 4D 5 50 00 00 ( 40 74 00 4 50 06 00 ( 50 29 BD 5 50 46 41 5 51 8E 1 51 8E 1 51 5 55 46 (	4 5 53 44 4 10 F8 0 10 00 0 9E 64 0 54 33 3 09 BD 0 13 72 3	6 7 F 53 0 00 0 00 0 00 28 4E 22 20 0 7C 0 81 70 85	8         9         10         11         12           35         2E         30         00         02           3F         00         FF         00         00           00         00         00         00         02           00         00         00         00         02           00         00         00         00         02           02         03         07         88         84           02         03         79         88         45           FB         55         AA         76         86	13 14 : 40 BC : 20 00 0 00 00 0 45 20 2 D1 BC E 40 B4 4 F6 C1 0	15 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	@4 E Ѽô @´A ÖÁ		
	0ffset 0 0 EB 5 16 02 0 48 01 0 64 80 0 80 20 2 96 7B 8 112 BB 4 128 74 0 144 80	1 2 3 58 90 4D 9 50 00 00 ( 40 74 00 4 50 06 00 ( 50 29 BD 9 50 46 41 9 51 8 1 51 8 1 51 5 5 CD 5 51 5 5 46 ( 51 5 5 5 0 5 51 5 5 5 0 5	4 5 53 44 4 00 F8 0 00 00 0 9E 64 0 54 33 3 09 BD 0 13 72 3 02 EB 2	6 7 F 53 0 00 0 00 0 00 2 20 0 7C 0 81 2 8A 5 7C 8 4E	8         9         10         11         12           35         2E         30         00         10           37         00         F         00         10           00         00         00         00         00           00         00         00         00         00           01         00         00         00         00           02         03         32         9         8           84         62         03         35         64           56         40         40         82         04           56         40         64         08         75	13 14 2 40 BC 2 20 00 0 00 00 0 45 20 2 D1 BC F 40 B4 4 F6 C1 0 13 73 0	15 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	@¼ Î E Ѽô @´A öÁ S N⊥≜		
	Offset 0 0 EB 5 16 02 0 48 01 0 64 80 0 80 20 2 96 7B 6 112 BB 8 128 74 0 148 99 E 160 27 0 149 99 E	1 2 3 58 90 4D 9 50 00 00 40 40 74 00 4 50 29 BD 9 30 29 BD 9 31 20 46 41 9 32 20 46 41 9 33 20 46 41 9 35 CD 3 55 FE 46 0 75 FE 8A 1 77 F2 86 6	4 5 53 44 4 00 F8 0 42 03 0 00 00 0 9E 64 0 54 33 3 09 BD 0 13 72 3 71 66 0	6 7 1F 53 10 00 10 00 10 00 10 00 13 4E 14 20 10 7C 10 81 10 8A 17 8A 17 8A 17 8A	8         9         10         11         12           35         22         30         00         02           37         00         FF         00         00           00         00         00         00         02           00         00         00         00         02           00         00         00         00         02           02         03         C9         82           88         4E         02         83         C9           FB         55         AA         75         0A           56         40         84         08         CD           C6         40         66         67         F6           41         40         60         67         67	13 14 2 40 BC 2 20 00 0 00 00 0 45 20 2 D1 BC F 40 B4 4 F6 C1 0 13 73 0 D1 80 F	15         2           18         έX MSDOS5.0           00         \$\$           00         \$\$           00         \$\$           00         \$\$           00         \$\$           00         \$\$           00         \$\$           01         \$\$           02         \$\$           18         \$\$           19         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$           10         \$\$	e E NM40 @´A Să SÎLâ		

Figure 3-4: Sec address of the root directory of the SD card

In the Winhex window, we can see that the Sec address of the root directory of the SD card is 8192. The Sec address of the song sea is 8256, we can read the data from the address of 8192+8256=16488 in the program.

# Part 3.2: Programming

The whole project sd\_audio is composed of a top-level module sd\_audio program and several sub-modules (SD card initialization program sd\_initial.v, SD card read program sd\_read.v, WM8731 audio program mywav.v, ram data storage control program raw\_rw\_control.v ). Figure 3-5 is the project navigator of AX301 FPGA Development board.

File Edit View Project Assignments Processing Tools Window	Help 💎
🗋 🎽 🛃 🎒 🎒 🐰 🖻 🛍 🗠 🕫 🔝	- 2 2 🔀 -
Project Navigator	₽×
Entity	
A gbd sd_audio 집	
abd SD_initial:SD_initial_inst	
▷ bd mywav:mywav_inst	
D is plication of the plication of th	
<	

Figure 3-5: The Project Navigator

About the WM8731's I2C register configuration and I2S voice playback, introduced to you in the "Recording and Playback Routines", that users can copy these programs directly in this experiment.

In this experiment, the data read by the SD card is stored in the ram array defined by the program. The addresses of the ram, data read and write control completed in the program of raw\_porw\_control.v. Below briefly introduce and explain the programming of SD card and ram control.

1) SD initialization program design

After the SD card is powered on, it needs to be initialized. For the initialization process and related commands of the SD card, please refer to the protocol standard of SD card 2.0. The initialization process is as follows:





Figure 3-6: SD card initialization process

#### The specific process description is as follows:

- > Chip select CS low level to select SD card
- > Chip select CS high level release SD card
- Send the CMD0 command to the SD card and confirm if the return is 0x01.
- Send CMD8 command to SD card, CMD8 is a command that is only available in SD2.0. Also check if [bit19:bit16] is returned to 0001 (2.7V-3.6V).
- Send CMD55 command to SD card to confirm whether the return is 0x01CMD55
- Send the ACMD41 command to the SD card to confirm if the return is 0x00.
- > If the initialization is successful, the init variable is set to 1. If the

Initialization is not successful, resend CMD8, CMD55 and ACMD41 commands

#### 2) SD reading program design

ALINX

When the SD card is successfully initialized, the data of the image is read into the SDRAM. The program sends a CMD17 single block read command to the SD card, and reads 512 bytes continuously until one image is read.

- > The specific process description is as follows:
- Send a CMD17 single block read command to the SD card and wait for a response
- Waiting to receive data from the SD card, if the start bit (0) of the data is detected, start receiving data
- Receives 512 bytes of data, converts the serial data received from the SPI into 8-bit data bytes, and outputs one data byte valid signal per byte.
- After receiving 512 bytes of data, determine whether the last data of the image is read.

#### 1) ram Control Program Design

The program defines a myram register of length 8192 for storing the music data read by the SD card. The program reads and writes the ping-pong structure. When reading the data of the previous 4096 space, the program can write the data of the next 4096 space. Similarly, when writing data in the first 4096 space, the program can read the data program of the next 4096 space. Because the reading speed of the SD card is much faster than the speed of music playback,

the ping-pong structure can satisfy the function of reading and simultaneously playing the music data SD card.

After power-on, 4096 data will be read first and stored in the ram register. After receiving the data read request from the WM8731 audio program mywav.v, the program sends the 2-byte data in the ram register to the mywave.v program, and the read address of the ram increases. In addition, the program judges the read address. When the address of the read ram is 2 or 4096, the SD card is read and 4096 data is read.

The following two lines of music files in the code are the starting sector address of the SD card and the length of the Sector.

27 parameter SADDR=32'd16488; 28 parameter OADDR=32'd15269887; 29

Figure 3-7: Two lines of music files in the code

# Part 3.3: Download and test

Insert the SD card with the music file into the FPGA development board and plug the audio module AN831, then connect the earphone to the green audio output interface of the audio module. After download the .sof file in the Quartus software, We can hear the wonderful music in the earphones.