







PUDC





XC7Z020-2CLG484






为了PCB走线方便，DDR3数据线组内（Dqs除外）可以任意交换。
XILINX 的UG933文档的PAGE66有以下说明：




Chapter 5: Processing System (PS) Power and Signaling

Table 5-12 shows the recommended routing topologies. Byte and bit swapping is allowed to facilitate PCB routing, except for LPDDR2, which specifically forbids swapping. When swapping bits, keep all bits within the same byte group.

Table 5-12: DDR Routing Topology



ALINX Confidential








ALINX www.alinx.com





Title: **PAGE09 DDR3**

Size	Document Number	Rev
	AC7021B SOM Schematics	1.0

Date: Monday, March 30, 2020 Sheet 9 of 12



ALINX Confidential



BANK33, BANK34 IO Voltage is adjustable

ALINX Confidential

ALINX® www.alinx.com

Title PAGE11 Connectors IO



Size Document Number AC7021B SOM Schematics Rev 1.0

Date: Monday, March 30, 2020 Sheet 11 of 12


Power On Sequence:

1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO


USB Uart




1.0V POWER





1.8V POWER



1.5V POWER



3.3V POWER



ALINX Confidential